{"id":6986,"date":"2025-11-24T15:29:13","date_gmt":"2025-11-24T14:29:13","guid":{"rendered":"https:\/\/samovar.telecom-sudparis.eu\/?p=6986"},"modified":"2025-11-24T15:29:15","modified_gmt":"2025-11-24T14:29:15","slug":"avis-de-soutenance-de-monsieur-adam-chader","status":"publish","type":"post","link":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/2025\/11\/24\/avis-de-soutenance-de-monsieur-adam-chader\/","title":{"rendered":"AVIS DE SOUTENANCE de Monsieur Adam CHADER"},"content":{"rendered":"\n<h2 class=\"wp-block-heading\">L&rsquo;Ecole doctorale : Ecole Doctorale de l&rsquo;Institut Polytechnique de Paris<br><br>et le Laboratoire de recherche SAMOVAR &#8211; Services r\u00e9partis, Architectures, Mod\u00e9lisation, Validation, Administration des R\u00e9seaux<\/h2>\n\n\n\n<p>pr\u00e9sentent<\/p>\n\n\n\n<h2 class=\"wp-block-heading\">l\u2019AVIS DE SOUTENANCE de Monsieur Adam CHADER<\/h2>\n\n\n\n<p>Autoris\u00e9 \u00e0 pr\u00e9senter ses travaux en vue de l\u2019obtention du Doctorat de l&rsquo;Institut Polytechnique de Paris, pr\u00e9par\u00e9 \u00e0 T\u00e9l\u00e9com SudParis en :<\/p>\n\n\n\n<h2 class=\"wp-block-heading\">Informatique<\/h2>\n\n\n\n<h1 class=\"wp-block-heading\">\u00ab Collecter de tr\u00e8s grands tas avec t\u00e9l\u00e9GC \u00bb<\/h1>\n\n\n\n<p>le JEUDI 11 D\u00e9CEMBRE 2025 \u00e0 10h30<\/p>\n\n\n\n<p>\u00e0<\/p>\n\n\n\n<p>Amphith\u00e9\u00e2tre 3<br>19, place Marguerite Perey 91120 Palaiseau<br><a href=\"https:\/\/webconf.imt.fr\/frontend\/rooms\/e2b-mut-25i-kmp\/join\" target=\"_blank\" rel=\"noreferrer noopener\">https:\/\/webconf.imt.fr\/frontend\/rooms\/e2b-mut-25i-kmp\/join<\/a><\/p>\n\n\n\n<p><strong>Membres du jury :<\/strong><\/p>\n\n\n\n<p><strong>M. Ga\u00ebl&nbsp;THOMAS<\/strong>, Directeur de recherche, Inria Saclay, FRANCE &#8211; Directeur de th\u00e8se<br><strong>M. Mathieu&nbsp;BACOU<\/strong>, Ma\u00eetre de conf\u00e9rences, T\u00e9l\u00e9com SudParis, FRANCE &#8211; Co-encadrant de th\u00e8se<br><strong>M. Pierre&nbsp;SENS<\/strong>, Professeur, Sorbonne Universit\u00e9, FRANCE &#8211; Rapporteur<br><strong>M. Daniel&nbsp;HAGIMONT<\/strong>, Professeur, Universit\u00e9 de Toulouse, FRANCE &#8211; Rapporteur<br><strong>M. Guillermo &nbsp;POLITO<\/strong>, Charg\u00e9 de recherche, Inria Lille , FRANCE &#8211; Examinateur<br><strong>Mme Sara&nbsp;BOUCHENAK<\/strong>, Professeure, INSA Lyon , FRANCE &#8211; Examinatrice<\/p>\n\n\n\n<h2 class=\"wp-block-heading\">\u00ab Collecter de tr\u00e8s grands tas avec t\u00e9l\u00e9GC \u00bb<\/h2>\n\n\n\n<h2 class=\"wp-block-heading\">pr\u00e9sent\u00e9 par Monsieur Adam CHADER<\/h2>\n\n\n\n<p><strong>R\u00e9sum\u00e9 :<\/strong><\/p>\n\n\n\n<p>La m\u00e9moire hi\u00e9rachique (ou m\u00e9moire \u00e0 plusieurs niveaux), est un paradigme de gestion des donn\u00e9es qui a \u00e9merg\u00e9 avec l&rsquo;av\u00e8nement de nouvelles technologies m\u00e9moire (m\u00e9moire persistente, disque, High Bandwith Memory (HBM), m\u00e9moire programmable,&#8230;) et de nouveaux canaux de communication entre les m\u00e9moires (Infiniband, CXL, NUMA, &#8230;). Dans cette abstraction, chaque niveaux m\u00e9moire offre des latences diff\u00e9rentes, et des capacit\u00e9s de stockage plus ou moins \u00e9lev\u00e9es. Pour profiter des propri\u00e9t\u00e9s diff\u00e9rentes des m\u00e9moires de mani\u00e8re optimale, l&rsquo;objectif des chercheurs et d\u00e9veloppeurs syst\u00e8me est de d\u00e9cider o\u00f9 placer les donn\u00e9es dans ces divers niveaux. Par exemple, il est plus efficace de placer les donn\u00e9es acc\u00e9d\u00e9es plus fr\u00e9quement dans les m\u00e9moires plus rapides comme la DRAM (Dynamic Random Access Memory) ou les caches CPU, et les donn\u00e9es les moins utilis\u00e9es dans les niveaux plus lents comme le disque, ou la m\u00e9moire distante. Notre \u00e9tude se place dans un contexte pr\u00e9cis de m\u00e9moire hierarchique appel\u00e9 la m\u00e9moire d\u00e9sagr\u00e9g\u00e9e. Dans ce contexte, les noeuds au sein d&rsquo;un cluster peuvent acc\u00e9der directement \u00e0 la m\u00e9moire des autres noeuds, sans interrompre leurs processeurs. Ce proc\u00e9d\u00e9 s&rsquo;appelle RDMA (acc\u00e8s m\u00e9moire direct \u00e0 distance), et permet, si la transparence est assur\u00e9e par le syst\u00e8me d&rsquo;exploitation, de donner l&rsquo;abstraction aux applications d&rsquo;une m\u00e9moire tr\u00e8s grande, qui est en r\u00e9alit\u00e9 la somme des m\u00e9moires de tous les noeuds dans le cluster. Cependant, RDMA qui, par construction, n&rsquo;impl\u00e9mente pas de coh\u00e9rence de cache, rend l&rsquo;\u00e9change de donn\u00e9e entre les CPUs des diff\u00e9rents noeuds impossible. Dans les faits, le cluster est divis\u00e9 en deux groupes de noeuds, des noeuds de calculs, qui accueillent les applications, et des noeuds m\u00e9moires, qui servent de stockage distant, plus performants que le disque. Dans ce contexte, plusieurs projets de recherche ont montr\u00e9 que l&rsquo;execution d&rsquo;une application accompagn\u00e9e d&rsquo;un ramasse miette (ou Garbage Collector (GC)), \u00e9tait particuli\u00e8rement affect\u00e9e par l&rsquo;utilisation de m\u00e9moire d\u00e9sagr\u00e9g\u00e9e. Cela est du au fait que les GC poss\u00e8dent une tr\u00e8s mauvaise localit\u00e9 d&rsquo;acc\u00e8s, car ils parcourent toute la m\u00e9moire pour trouver les objets \u00e0 lib\u00e9rer. La solution trouv\u00e9e dans la litt\u00e9rature a \u00e9t\u00e9 de d\u00e9placer l&rsquo;\u00e9x\u00e9cution du ramasse miette vers les noeuds m\u00e9moires, dans lequels la majorit\u00e9 des objets est stock\u00e9e. Cependant, nous avons mesur\u00e9 que l&rsquo;execution d&rsquo;un GC sur le noeud m\u00e9moire d\u00e9grade les performances significativement \u00e0 cause de la synchronisation entre le collecteur et l&rsquo;application, car les faire communiquer est maintenant bien plus co\u00fbteux. Notre contribution vise \u00e0 eviter ce co\u00fbt de synchronisation \u00e0 l&rsquo;aide d&rsquo;un nouveau ramasse miette appel\u00e9 TeleGC. TeleGC est localis\u00e9 sur le noeud distant, cependant, contrairement aux prototypes concurrents, nous proposons d&rsquo;utiliser l&rsquo;absence de coh\u00e9rence de cache \u00e0 notre avantage pour g\u00e9n\u00e9rer une capture de la m\u00e9moire sur le noeud distant. En effet, si l&rsquo;on garantit qu&rsquo;aucune \u00e9criture n&rsquo;est effectu\u00e9e sur une r\u00e9gion de m\u00e9moire, il est possible de la collecter de mani\u00e8re ind\u00e9pendante, sans synchronisation avec l&rsquo;application pour garantir l&rsquo;int\u00e9grit\u00e9 de la m\u00e9moire. Pour obtenir cette capture, nous avons d\u00e9velopp\u00e9 la barri\u00e8re de write-back, qui bloque et redirige les \u00e9critures de la m\u00e9moire locale vers la m\u00e9moire distante pendant une collection. D&rsquo;autre part, notre ramasse miette n&rsquo;effectue pas de compaction, c&rsquo;est \u00e0 dire n&rsquo;aggrege pas les objets vivants restants, car cela implique une synchronisation d&rsquo;autant plus importante entre le ramasse miette et l&rsquo;application, tr\u00e8s couteuse dans le contexte de d\u00e9sagr\u00e9gation. Pour palier \u00e0 la fragmentation qui se g\u00e9n\u00e8re alors, nous proposons une disposition de la m\u00e9moire particuli\u00e8re, similaire \u00e0 celle de la machine virtuelle Python. Avec cette approche, notre prototype est capable de surpasser \u00e0 la fois les GCs en production de la JVM (Java Virtual Machine), et les impl\u00e9mentations de l&rsquo;\u00e9tat de l&rsquo;art dans un contexte d\u00e9sagr\u00e9g\u00e9.<\/p>\n\n\n\n<p><strong>Abstract :<\/strong><\/p>\n\n\n\n<p>Memory tiering has emerged in recent years as a good abstraction to account for the multiplicity of memory technologies (persistent memory, high bandwith memory (HBM), programmable memory, disk,&#8230;), and of memory communication technologies (NUMA, RDMA, CXL,&#8230;). A large portion of system research in this field has focused on transparent placement of memory in these multiple tiers that present different properties like latency and capacity. In our study, we focus on memory disaggregation, a memory tiering practice where nodes in a cluster can directly access memory in other special nodes called memory nodes. The access to these other remote memories is slower than to the local memory of the node, but allows to transparenly make application memory larger. The local memory is here used as a cache for the remote memory. In this context, several research projects have shown that the execution of a garbage collected (GC) application is greatly affected in terms of performance by the use of disaggregated memory. This is due to the fact that garbage collectors present very bad locality, as they need to parse the entire memory to determine which objects to collect. Thus, they perform poorly in the cache context that is disaggregation, and even pollute the cache, deteriorating the performance of the collected application even more. Contributions in the literature solve this problem by moving the garbage collector to the remote memory node. This way, all GC memory accesses are done directly, without transiting by the cache. Unfortunately, we measured that executing the GC on the memory node significantly degrades performance because of synchronization between the GC and the application as making them communicate is now costlier. Our contribution aims to avoid this synchronization with a garbage collector called TeleGC. TeleGC is located on the remote memory node, and removes the need for any synchronization by leveraging the absence of cache coherence between local and remote node in a disaggregated setting. Thanks to this, and with a new technique called write-back retention, we are able to obtain an immutable snapshot of the memory on the memory node during collection, which allows for safe collection without any synchronization. With this approach, we are able to outperform both production Java garbage collectors and the state of the art implementations in a disaggregated context.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>L&rsquo;Ecole doctorale : Ecole Doctorale de l&rsquo;Institut Polytechnique de Paris et le Laboratoire de recherche SAMOVAR &#8211; Services r\u00e9partis, Architectures, Mod\u00e9lisation, Validation, Administration des R\u00e9seaux pr\u00e9sentent l\u2019AVIS DE SOUTENANCE de Monsieur Adam CHADER Autoris\u00e9 \u00e0 pr\u00e9senter ses travaux en vue de l\u2019obtention du Doctorat de l&rsquo;Institut Polytechnique de Paris, pr\u00e9par\u00e9 \u00e0 T\u00e9l\u00e9com SudParis en : [&hellip;]<\/p>\n","protected":false},"author":4,"featured_media":0,"comment_status":"closed","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"ocean_post_layout":"","ocean_both_sidebars_style":"","ocean_both_sidebars_content_width":0,"ocean_both_sidebars_sidebars_width":0,"ocean_sidebar":"","ocean_second_sidebar":"","ocean_disable_margins":"enable","ocean_add_body_class":"","ocean_shortcode_before_top_bar":"","ocean_shortcode_after_top_bar":"","ocean_shortcode_before_header":"","ocean_shortcode_after_header":"","ocean_has_shortcode":"","ocean_shortcode_after_title":"","ocean_shortcode_before_footer_widgets":"","ocean_shortcode_after_footer_widgets":"","ocean_shortcode_before_footer_bottom":"","ocean_shortcode_after_footer_bottom":"","ocean_display_top_bar":"default","ocean_display_header":"default","ocean_header_style":"","ocean_center_header_left_menu":"","ocean_custom_header_template":"","ocean_custom_logo":0,"ocean_custom_retina_logo":0,"ocean_custom_logo_max_width":0,"ocean_custom_logo_tablet_max_width":0,"ocean_custom_logo_mobile_max_width":0,"ocean_custom_logo_max_height":0,"ocean_custom_logo_tablet_max_height":0,"ocean_custom_logo_mobile_max_height":0,"ocean_header_custom_menu":"","ocean_menu_typo_font_family":"","ocean_menu_typo_font_subset":"","ocean_menu_typo_font_size":0,"ocean_menu_typo_font_size_tablet":0,"ocean_menu_typo_font_size_mobile":0,"ocean_menu_typo_font_size_unit":"px","ocean_menu_typo_font_weight":"","ocean_menu_typo_font_weight_tablet":"","ocean_menu_typo_font_weight_mobile":"","ocean_menu_typo_transform":"","ocean_menu_typo_transform_tablet":"","ocean_menu_typo_transform_mobile":"","ocean_menu_typo_line_height":0,"ocean_menu_typo_line_height_tablet":0,"ocean_menu_typo_line_height_mobile":0,"ocean_menu_typo_line_height_unit":"","ocean_menu_typo_spacing":0,"ocean_menu_typo_spacing_tablet":0,"ocean_menu_typo_spacing_mobile":0,"ocean_menu_typo_spacing_unit":"","ocean_menu_link_color":"","ocean_menu_link_color_hover":"","ocean_menu_link_color_active":"","ocean_menu_link_background":"","ocean_menu_link_hover_background":"","ocean_menu_link_active_background":"","ocean_menu_social_links_bg":"","ocean_menu_social_hover_links_bg":"","ocean_menu_social_links_color":"","ocean_menu_social_hover_links_color":"","ocean_disable_title":"default","ocean_disable_heading":"default","ocean_post_title":"","ocean_post_subheading":"","ocean_post_title_style":"","ocean_post_title_background_color":"","ocean_post_title_background":0,"ocean_post_title_bg_image_position":"","ocean_post_title_bg_image_attachment":"","ocean_post_title_bg_image_repeat":"","ocean_post_title_bg_image_size":"","ocean_post_title_height":0,"ocean_post_title_bg_overlay":0.5,"ocean_post_title_bg_overlay_color":"","ocean_disable_breadcrumbs":"default","ocean_breadcrumbs_color":"","ocean_breadcrumbs_separator_color":"","ocean_breadcrumbs_links_color":"","ocean_breadcrumbs_links_hover_color":"","ocean_display_footer_widgets":"default","ocean_display_footer_bottom":"default","ocean_custom_footer_template":"","ocean_post_oembed":"","ocean_post_self_hosted_media":"","ocean_post_video_embed":"","ocean_link_format":"","ocean_link_format_target":"self","ocean_quote_format":"","ocean_quote_format_link":"post","ocean_gallery_link_images":"on","ocean_gallery_id":[],"footnotes":""},"categories":[286,623],"tags":[],"class_list":["post-6986","post","type-post","status-publish","format-standard","hentry","category-fractualites-ennews-fr","category-seminaires-benagil-fr","entry"],"_links":{"self":[{"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/posts\/6986","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/users\/4"}],"replies":[{"embeddable":true,"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/comments?post=6986"}],"version-history":[{"count":1,"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/posts\/6986\/revisions"}],"predecessor-version":[{"id":6987,"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/posts\/6986\/revisions\/6987"}],"wp:attachment":[{"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/media?parent=6986"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/categories?post=6986"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/samovar.telecom-sudparis.eu\/index.php\/wp-json\/wp\/v2\/tags?post=6986"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}